A new benchmarking of beyond-CMOS exploratory devices for logic integrated circuits is presented. It includes new devices with ferroelectric, straintronic, and orbitronic computational state variables. Standby power treatment and memory circuits are included. The set of circuits is extended to sequential logic, including arithmetic logic units. The conclusion that tunneling field-effect transistors are the leading…
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits Template
Write in a clean editor, then format for IEEE Journal on Exploratory Solid-State Computational Devices and Circuits in one click — DocuGuru applies the official IEEE template with numbered references and exports a submission-ready PDF plus the editable LaTeX source. Free to start.
About the IEEE Journal on Exploratory Solid-State Computational Devices and Circuits format
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits is a peer-reviewed journal published by IEEE, covering Ferroelectric and Negative Capacitance Devices, Advanced Memory and Neural Computing, Parallel Computing and Optimization Techniques. Over its lifetime it has published 393 papers, which have received 3,871 citations.
| Publisher | IEEE |
|---|---|
| Reference style | Numbered (IEEE) Numbered — [1], [2] in the text [1] A. Smith, B. Jones, and C. Lee, "A representative article title," IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 12, no. 3, pp. 45–58, 2023.
Formats any DOI in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits style. No sign-up. |
| Publishes research in | Ferroelectric and Negative Capacitance Devices Advanced Memory and Neural Computing Parallel Computing and Optimization Techniques Semiconductor materials and devices Advancements in Semiconductor Devices and Circuit Design |
| ISSN | 2329-9231 |
| Citation impact (2-yr) | 1.99 |
| h-index | 33 |
| i10-index | 95 |
| Article processing charge | $1,350 |
| Open access | Yes — indexed in DOAJ |
| Top institutions publishing here | Georgia Institute of Technology |
| Journal website | ieeexplore.ieee.org |
| You get | A submission-ready PDF and the editable LaTeX source — ready to submit. |
Papers published in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits per year
Citation impact of IEEE Journal on Exploratory Solid-State Computational Devices and Circuits by publication year
Citations each year’s papers have accumulated so far — the most recent years are still building up.
Most-cited papers in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits
In this paper, the performance of tunnel field-effect transistors (TFETs) based on 2-D transition metal dichalcogenide (TMD) materials is investigated by atomistic quantum transport simulations. One of the major challenges of TFETs is their low ON-currents. 2-D material-based TFETs can have tight gate control and high electric fields at the tunnel junction, and can, in…
The operation of an array of coupled oscillators underlying the associative memory function is demonstrated for various interconnection topologies (cross-connect and star-coupled). Three types of nonlinear oscillators (Andronov-Hopf, phase-locked loop, and spin torque) and their synchronization behavior are compared. Frequency-shift keying scheme of encoding input and memorized data is introduced. The speed of synchronization of…
The transistor celebrated its 75 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">th</sup> birthday in 2022. The continued scaling of the transistor defined by Moore’s Law continues, albeit at a slower pace. Meanwhile, computing demands and energy consumption required by modern artificial intelligence (AI) algorithms have skyrocketed. As an alternative to scaling transistors for general-purpose computing, the integration of transistors…
Hysteretic switching with a sub- <italic xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">kT/q</i> steep slope (13 mV/decade at room temperature) is experimentally demonstrated in MOSFETs with PbZr <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">0.52</sub> Ti <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">0.48</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> as a ferroelectric (FE) gate insulator, integrated on a silicon channel with a nonperovskite high- <italic xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">k</i> dielectric (HfO <sub xmlns:mml="http://www.w3.org/1998/Math/MathML"…