Elsevier

Solid State Electronics Letters Template

Write in a clean editor, then format for Solid State Electronics Letters in one click — DocuGuru applies the official Elsevier template with numbered references and exports a submission-ready PDF plus the editable LaTeX source. Free to start.

About the Solid State Electronics Letters format

Solid State Electronics Letters is a peer-reviewed journal published by Elsevier, covering Advancements in Semiconductor Devices and Circuit Design, Analog and Mixed-Signal Circuit Design, Semiconductor materials and devices.

PublisherElsevier
Reference styleNumbered (Elsevier)
Numbered — [1], [2] in the text
[1] A. Smith, B. Jones, C. Lee, A representative article title, Solid State Electronics Letters 12 (2023) 45–58.

Formats any DOI in Solid State Electronics Letters style. No sign-up.

Publishes research inAdvancements in Semiconductor Devices and Circuit Design Analog and Mixed-Signal Circuit Design Semiconductor materials and devices Silicon Carbide Semiconductor Technologies Radio Frequency Integrated Circuit Design
ISSN2589-2088
h-index11
i10-index15
Total citations361
Article processing charge$700
Top institutions publishing hereJECRC University
Journal websitewww.sciencedirect.com
You getA submission-ready PDF and the editable LaTeX source — ready to submit.

Papers published in Solid State Electronics Letters per year

3
2018
18
2019
23
2020
10
2021
4
2022

Citation impact of Solid State Electronics Letters by publication year

13
2018
124
2019
144
2020
76
2021
1
2022

Citations each year’s papers have accumulated so far — the most recent years are still building up.

Most-cited papers in Solid State Electronics Letters

Performance enhancement of triple material double gate TFET with heterojunction and heterodielectric

P. Vimala, T. S. Arun Samuel, D. Nirmal et al. · 1 Jul 2019

In this paper, we proposed a 2 dimensional model of tripple material double gate Tunnel Field Effect Transistor (TM-DG TFET) with hetero-junction formed by germanium and silicon materials in the source-channel junction and heterodielectric gate stack is used with Silicon Dioxide (SiO2) and Hafnium Dioxide (HfO2) as dielectric materials. The electrical characteristics like surface potential,…

Computational Study of Adsorption behavior of CH4N2O and CH3OH on Fe decorated MoS2 monolayer

Bibek Chettri, Abinash Thapa, Sanat Kumar Das et al. · 1 Dec 2021

In this paper, we report the Fe doped MoS2 monolayer to improve the gas sensing properties. We investigated the electronic properties of Fe doped MoS2 for sensing Urea and Methanol using Density Functional Theory (DFT). Non-Equilibrium Green's Function (NEGF) was used to calculate the transport properties of the aforementioned nanomaterials. The absorption energy, charge transfer,…

Analysis and modeling of sequential circuits in QCA nano computing: RAM and SISO register study

Md. Abdullah-Al-Shafi, Ziaur Rahman · 1 Jul 2019

Quantum-dot cellular automata (QCA) is a foremost archetype of field-coupled nanoscale devices. It is a non-von-Neumann, minimal energy dissipated model for conventional nano computing by transistor free logic. The field-coupled nanoscale models rely on limited field connections among nanoscale building modules which are organized in forms to complete convenient assessments. A fundamental device in QCA…

Performance analysis of GaN-based micro light-emitting diodes by laser lift-off process

Shenghui Li, Chia‐Ping Lin, Yen‐Hsiang Fang et al. · 1 Jul 2019

In this study, a monochromatic GaN-based micro-light-emitting-diode (µLED) array was fabricated using flip-chip technology. The laser lift-off (LLO) process was employed to decrease the light divergence caused by the differing refractive indexes of sapphire (n = 1.77) and GaN (n = 2.4). The LLO-µLEDs considerably improve light collimation, compared with conventional flip-chip µLEDs containing a…

Impact of back gate work function for enhancement of analog/RF performance of AJDMDG Stack MOSFET

Arighna Basak, Angsuman Sarkar · 1 Dec 2020

In this work, the impact of back gate work function on analog/RF performance of Asymmetric Junctionless Dual Material Double Gate MOSFET with high K gate Stack (AJDMDG Stack MOSFET) has been studied. The impact of back gate work function on analog/RF parameters like drain current (ID), transconductance (gm), transconductance generation factor (TGF), intrinsic gain, output…

Solid State Electronics Letters template — frequently asked questions

How do I write a paper in the Solid State Electronics Letters format?
In DocuGuru you write your manuscript in a normal editor — no LaTeX setup required — and select the Solid State Electronics Letters template. When you export, DocuGuru compiles the paper into the official Elsevier format and hands you a submission-ready PDF along with the editable LaTeX source.
What reference style does Solid State Electronics Letters use?
Solid State Electronics Letters uses Numbered (Elsevier) references, shown as numbered [1], [2] markers in the text. DocuGuru formats every in-text citation and the reference list in this exact style automatically. A reference appears like this: [1] A. Smith, B. Jones, C. Lee, A representative article title, Solid State Electronics Letters 12 (2023) 45–58.
Do I need to know LaTeX to submit to Solid State Electronics Letters?
No. DocuGuru generates the elsarticle LaTeX class and compiles the PDF for you in the background, so you get a Elsevier-ready Solid State Electronics Letters document without writing any LaTeX. If you do want it, the LaTeX source is included in the export.
Can I import an existing draft into the Solid State Electronics Letters template?
Yes. Paste or upload your current manuscript — Word, LaTeX, Markdown, or plain text — and DocuGuru reflows it into the Solid State Electronics Letters format with correct headings, figures, tables, and numbered citations.
Who publishes Solid State Electronics Letters?
Solid State Electronics Letters is a multidisciplinary journal published by Elsevier. DocuGuru's Solid State Electronics Letters template matches Elsevier's official submission format.
Can I export a submission-ready Solid State Electronics Letters PDF?
Yes — DocuGuru produces a PDF built with the official Solid State Electronics Letters template (the elsarticle class) that is ready to submit to Elsevier, together with the matching LaTeX source files.
How much does the Solid State Electronics Letters template cost?
You can start writing in the Solid State Electronics Letters template for free. Exporting the final submission-ready Solid State Electronics Letters PDF and LaTeX source is part of DocuGuru's paid plans — see the app for current pricing.
Use the Solid State Electronics Letters template